Ultra Low Energy Computing Using Adiabatic Switching Principle
نویسندگان
چکیده
This paper presents a new family of logic gates for ultra low energy computing using pulsed power CMOS logic. The logic gates use the principles of adiabatic switching principle and results show that in typical cases 90% of the energy can be recovered with operating frequency around IMHz. Constant capacitance condition is enforced in our designs so that signals' energy can be efficiently recycled in the chip. We also present a detailed analysis and modeling of energy dissipation. The models were experimentally validated using the circuit simulator SPICE. We also simulated a serial adder (mod 2) implemented using the reversible logic principle. The design can recover 85% of energy while operating at a frequency of 1.67MHz. For a naturally reversible buffer chain, 95% of energy can be recovered at 1.1 MHz.
منابع مشابه
DESIGN AND ANALYSIS OF 4:1 MULTIPLEXER USING AN EFFICIENT REVERSIBLE LOGIC IN 180nm
Multiplexer’s square measure is a typical building block for data-paths, and is used extensively in a variety of applications together with the processors. In this paper authors have proposed a 4:1 multiplexer using PFAL and ECRL adiabatic logic design technique and compared with the Conventional CMOS Multiplexer. The basic approaches that we used for reducing energy/power dissipation in conven...
متن کاملSupply clock generation (driver) circuit for 2PASCL
The paper presents a new quasi adiabatic logic family that uses two complementary split-level sinusoidal power supply clock for digital low power applications such as sensors. The proposed two-phase adiabatic static CMOS logic circuit (2PASCL) is using the principle of energy recovery and adiabatic switching. It has switching activity that is lower than dynamic logic and can be directly derived...
متن کاملUltra Low Power Symmetric Pass Gate Adiabatic Logic with CNTFET for Secure IoT Applications
With the advent and development of the Internet of Things, new needs arose and more attention was paid to these needs. These needs include: low power consumption, low area consumption, low supply voltage, higher security and so on. Many solutions have been proposed to improve each one of these needs. In this paper, we try to reduce the power consumption and enhance the security by using SPGAL, ...
متن کاملStudy and Comparison of Two Phase Clocked Adiabatic logic (2PASCL) for Low Power VLSI Applications: A Review
As the density and operating speed of complementary metal oxide semiconductor (CMOS) circuits increases, dynamic power dissipation has become a concern in the design of VLSI circuits. This paper presents a Two-Phase Adiabatic Static Clocked Logic (2PASCL) which shows the lowest power dissipation among different adiabatic logic families based on energy recovery principle. In adiabatic switching ...
متن کاملDesign and Analysis of CMOS and Adiabatic 4-Bit Binary Multiplier
The power dissipation becoming a limiting factor in VLSI circuits and systems. Due to relatively high compatibility of VLSI systems used in various applications, the power dissipation in CMOS circuits arises from it’s switching activity ,which is influenced by the supply voltage and effective capacitance. The power dissipation can be reduced by adopting different design style. Adiabatic logic s...
متن کامل